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I. INTRODUCTION
FPGAs are programmable circuits that can be customized by the user to implement specific designs. FPGAs manufactured with flash technology are attractive. Indeed, they present fast time-to-market and high-flexibility while being reprogrammable and nonvolatile. The main interest is that they hold their configuration content even without power supply. This may simplify and reduce board complexity and cost; the bitstream does not need to be reloaded into the FPGA at each power up cycle. Flash-based FPGAs are configured through a set of floating-gate (FG) switches that are a combination of floating gate transistors and pass transistors, which work as switches to configure the logic and routing connections.
Nanometer scaling of CMOS technology has lead to an increased process variability in circuits, reaching a point that can be considered as a major bottleneck to further scaling. There is a real need for process measurement and evaluation. Usually, in Application Specific Integrated Circuits (ASICs), devices are designed by analysing layout effects to characterize delay variability and leakage current using test-structure arrays. For FPGAs, targeting highest performance and lowest power dissipation, users need to know variability along the die to better select the design mapping and placement To measure this variability into FPGAs, we propose to develop some customized designs into the programmable array.
A non-invasive ElectroMagnetic Analysis (EMA) technique proposed in [1] has shown to be a promising method to characterize the variability in SRAM-based FPGAs. This method avoids adding extra logic inside the FPGA for measurements and data collection. No input or output blocks are needed to inject or collect data. Internal mapped and routing logic work at a specific frequency that is captured by an electromagnetic measurement system.
In this work, the EMA technique is applied to Flash-based FPGAs ProASIC3E from Actel/MicroSemi, to measure delay variability, and to compare to previous results obtained in SRAM-based FPGAs from Xilinx (Spartan3). If we compare FPGA structure of SRAM-based and Flash-based FPGAs, the main differences are: the configurable switches, the configurable logic blocks, and the routing architectures. First, each configurable logic block of ProASIC3E FPGAs (named VersaTile) can implement any 3-input logic function. This is functionally equivalent to a 3-inputs Look-Up Table (3-LUT) used in SRAM-based FPGAs. Nevertheless, it is important to highlight the difference between the two electrical implementations: VersaTile is composed of a set of combinational logic gates, while LUTs are mainly based on pass transistors and transmission gates. .In addition, the routing architectures of SRAM and Flash-based FPGAs are also different as they are composed of different hierarchy of wire segments. And, finally, the switching elements change from SRAM cell to floating gate transistors for Flash-based FPGAs. Those cell types can present very different behavior regarding variability.
Variability analysis in SRAM-based FPGAs has been studied in [2, 3, 4] . Different configurations of ring oscillators (RO) are used as sensors to characterize delay variations in Altera Cyclone II and in Virtex 4 FPGAs (90nm technologies) in [2] , Spartan 3E FPGAs (90nm technology) in [3] and Xilinx Virtex 5 LX (65nm technology) in [4] . To perform a circuit characterization, each single logic block of the FPGA is configured with a RO creating an array of sensors. It is always reported that a measurement subsystem (counters and/or control logic) is implemented into the FPGA to extract the frequency from each oscillator.
A set of RO composed of different logic gates were mapped and placed in distinct parts of the flash-based FPGA matrix. The frequency operation of each oscillator was measured by using EMA technique. Then, results were compared to predict frequency provided by the logic and synthesis tool. The Flash-based FPGA VersaTile and routing structures were also modeled at electrical description level. SPICE simulations were performed to compare the simulation results to the measurements. It is important to mention there are no similar works into the literature on measuring the variability in a non-intrusive manner for Flash-based FPGA.
The goal of the paper is to answer the following questions: (1) Is the Electromagnetic Analysis (EMA) technique presented in [1] suitable for variability characterization in Flash-based FPGAs? (2) What are the suitable logicconfigurations to characterize Flash-based FPGAs? (3) What are the differences observed in Flash-based compared to SRAM-based FPGAs,, and (4) the discrepancies between SPICE simulations and estimations from the synthesis tool?
The paper is organized as follows. The principles of the Electromagnetic Analysis Method are explained in Section II. Section III is devoted to the design of test-case circuits for ProASIC3E Flash-based FPGA. Variability evaluation by EMA method is presented afterwards in Section IV. Finally, conclusion with suggestions for future research is drawn in Section V.
II. ELECTROMAGNETIC EMANATION ANALYSIS (EMA) METHOD
In the literature, the variability of SRAM-based FPGAs can be measured with sensors along the array with a complementary subsystem for data processing / acquisition / communication [2, 3, 4] as depicted in Figure 1 . This approach has been proved to be inadequate since it directly impacts measures of varibility. As reported in [1] , SRAM-based FPGAs were characterized twice with two different probe positions for the acquisition and communication subsystems. Two different cartographies were obtained and compared. The correlation between the two probe positions was lower than 75%. And for the same probe position, the difference between the two measured frequencies was around 5%. Based on the results, it was concluded that the surrounding configured logic has too much impact on the measure itself.
In this way, electromagnetic analysis can be used to directly determine the switch activity of integrated blocks [5] . As shown in [6] , the magnetic flux Φ(t) depends on the instantaneous current value I(t) in the power/ground network. As a result, to characterize process variations in FPGAs, the method proposed here is based on ElectroMagnetic Analysis (EMA).
The experimental protocol is divided into three main steps, where the sensor is successively placed at each location to characterize the whole reconfigurable array:
-The process variation is first captured with an asynchronous sensor, which emanates electromagnetic waves.
-These radiations are measured, amplified and collected by dedicated laboratory equipment (EM probe, lownoise amplifier, and an oscilloscope) ( Figure 2 ). -The signal is then processed to identify the RO frequency.
The method proposed in [1] is only based on a sensor to capture process variations, unlike other approaches requiring an internal measurement subsystem. For instance, a simple 3-inverter RO can be used. The emitted frequency of this asynchronous structure directly depends on the process capabilities.
In order to capture, measure, amplify and collect the electromagnetic emanations from the FPGA, a complete platform [7] has been deployed, allowing a fine control of the environment (temperature, core voltage), and a highperformance measurement system, shown in Figure 2 . It is first composed of a high frequency near-field probe from Rohde & Schwarz, connected to a Low Noise 40dB Amplifier from MITEQ. The amplified signal is then transmitted to a 3.5GHz bandwidth oscilloscope from Lecroy. An XYZ table is used in order to place with accuracy the near-field probe and to reproduce the experiments. Once collected, the data are transmitted from the oscilloscope to an external computer. A signal processing is then performed with Matlab. A Hanning window is first applied to avoid the spectral leakage, and then a Fast Fourier Transform (FFT) is performed to convert data from time to frequency domain. Finally, an analysis of the power density spectrum is conducted to extract the frequency of the process sensor.
Note that this complete setup is fully automatized with scripts, allowing the control of the thermal chamber, the core voltage, the XYZ position, the bitstream uploading, the capture of electromagnetic waves and the signal processing. This procedure allows a customizable and flexible characterization of a given FPGA. Experimental setup for FPGA process chara ElectroMagnetic Emanation Analysis.
III. FLASH-BASED FPGAS DESIGN
In this paper, the EMA method is used to ProASIC3E Flash-based FPGA -A3PE1500-P in a 130-nm Flash-Based CMOS process. The 3.3V in the IO pins and 1.5V at the core. It is array of programmable logic tiles nam surrounded by routing structures [8] . In different configurations of the VersaTile and resources, a set of logic designs were p electromagnetic experiment. We propose to impact of logic function mapping, placemen the variability.
A. ProASIC3E Architecture
VersaTiles and routing resources are switching ON or OFF switches implemented (FG) transistors (NMOS transistor with a sta FG control circuit is a set of two NMOS trans transistor to program the floating gate and s during the threshold voltage measurement a transistor to turn ON or OFF a data-path in the transistors share the same control gate and fl threshold voltage is determined by the stored c Figure 3 illustrates VersaTile and a p configurations that can be used to implemen logic gates.
Each Versatile can implement any 3-input which is functionally equivalent to a 3-input L LUT). But it is important to highlight th implementation of the VersaTile is totally d electrical implementation of a Lookup Table  the VersaTile 
B. Test-case Circuits
The test case circuit is a RO stages, as described in Figure 4 . used, one composed of inverters in composed only by 2-input NAND g of 2-input NOR gates into the rin correlation between variability and VersaTile will be analyzed.
Designs were divided into 2 cas 6, respectively. Case A represents NAND2, NOR2) manually placed s array with minimal distance c VersaTile stage. Case B represent NAND2, NOR2) manually placed s the array with minimal distance VersaTile stages. In both cases, 50 array were arbitrarily selected. Figure 5 and s a set of ROs (inverters, side by side vertically in the connection between each ts a set of ROs (inverters, side by side horizontally in connection between each 0 different locations in the witches (31 down to 0) 00010101000000011010000 00010100000000010010000 00001000001100111100000 00001100001100110100000 00010001000101011010000 00010101000000010010000 
IV. RESULTS

A. Experimental setup
To ensure reproducible results, the temp voltage are kept constant at the nominal value process acquisitions using a thermal cham Regarding this signal processing, it is importan amplitude of the RO line is directly linke position. However, using a differential algorit position measurements, it is always possibl information from the acquisition. (Figure 7 ). nt to note that the ed to the probe thm between two le to extract the ProASIC actual switch (left) and the simplified sw SPICE by a NMOS pass-transistor (right).
For instance, a VersaTile configured as a 2-i from ProASIC3E macro library should have an 630 ps, when configured as an inverter gate, the and when configured as 2-input NOR gate, the Each FG switch was implemented as a NMOS p each multiplexer was implemented by using tra Figure 9 illustrates the actual ProASIC3E simplified switch described in SPICE. Transi with Wnmos=390nm and Wpmos=780nm.
There are many different ways to map function in a VersaTile. In each VersaTile blo switches to configure (example of configurations 2-input NAND gate and 2-input NOR gate Figure 2 ). The number associated with the switc switch is ON (1) or OFF (0). Two configuratio for each logic function: Config1 and Config2. F function INV (see figure 2) can be implemente the VersaTile to receive the input A at the X1 i configured to receive the input A at the X3 configuration, different paths with a different switches were selected.
The variability in 130 nm technologies w corner cases scenarios, where the transistors Vt PMOS may vary up to 8%. The scenarios are: fast (ff), fast slow (fs), slow fast (sf) and slow s of ROs (INV, NAND2 and NOR2) composed each customized to implement the correspond using config1 and config2 were simulated. Ea connected to each other through one basic r models the ultra-fast local net, while the loo composed of three basic routing cells. The goal delay variability in different circuit mappings. the results of the calculated frequencies from S in the four corners, the average and the maxi Note that the variations observed at electrical s the same order observed by the EMA technique. 
